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Abstract– In this paper, we present a novel router architecture for implementing a Reconfigurable Network-on-Chip (RNoC)
at high-level design using SystemC. The RNoC is an adaptive NoC-based system-on-chip providing a dynamic reconfigurable
communication mechanism. By adding a virtual port – named Routing Modification port – into the conventional router
architecture, the network router is able to route communication data flexibly whenever the target routing path is blocked,
by unwanted defects or intently by a software programme to meet the requirements of applications. The proposed
architecture has been modeled in SystemC/C++, simulated and verified within a 2D mesh 5 × 5 network platform. In
normal communication mode, the static XY routing algorithm is used while the West-First algorithm with a proposed
prohibited router surrounding technique is applied in reconfiguration mode. Experimental results are also reported to
compare the performance of the network architecture in different operation modes as well as with other works.
Keywords– Network-on-Chip, Reconfiguration, High-level modeling.
1 Introduction
The conventional shared-bus design methodology
could not meet the increasingly needs of the on-chip
communication in System-on-Chips (SoCs) because of
long-wire loads, resistances and shared bandwidth. The
bus hierarchical architecture has become an alternative
solution but still faces many constraints in on-chip
interconnections due to shared-bus’s limitations.
The Network-on-Chip (NoC) paradigm has been
known as an emerging design methodology for billion-
transistor SoCs thanks to many advantages: high
communication throughput, flexibility and scalability,
power management efficiency, etc. [1]. In NoC-based
systems, hundreds of processing cores (i.e., Intellectual
Properties (IPs)) have been integrated into a single sys-
tem to meet the increasingly demand of applications.
This leads to many challenges in system design. One
of these challenges is how to make the system adaptive
to the need of target applications at a specific time or
adaptive to the faults appeared during the operation. It
means that the system should be able to be reconfigured
at run-time.
In this paper, we present a novel reconfigurable
router architecture for 2D mesh NoC implementation.
The network router is able to route communication
data flexibly thanks to a virtual port – named Routing
Modification (RM) port. With this design, the network
router is dynamically reconfigured whenever the target
routing path is blocked, by unwanted defects or intently
by a software programme to meet the requirements of
applications. The proposed network router is then used
to build a 2D mesh 5× 5 Reconfigurable Network-on-
Chip (RNoC) platform for validation purposes. All the
platform has been modeled, simulated and verified at
high level using SystemC, a C/C++ library for hard-
ware modeling. The static XY routing algorithm has
been used in the normal communication mode while
the West-First algorithm with a proposed prohibited
router surrounding technique has been applied in the
reconfiguration mode.
The remaining part of the paper is organized as
follows. Section 2 provides a brief review of the related
works. Section 3 introduces the proposed reconfigura-
tion solution which allows modifying routing informa-
tion to adapt real situations of the network. Section 4
presents the proposed architecture for reconfigurable
router, which is used to build the RNoC. Simulation
and experimental results of a 2D mesh 5× 5 RNoC are
given in Section 5. Finally, conclusions will be provided
in Section 6.
2 Related Works
There are three main concerns in implementing re-
configurable NoCs: reconfiguration administration, re-
configuration infrastructure, and reconfiguration proto-
cols [2]. The first issue defines the administration meth-
ods including decision, validation, and execution. The
second and the third ones relate to the changes of the
network structure and network protocol, respectively.
As the communication is decoupled from the com-
putation in NoC-based systems, the design of network
infrastructure and protocol should be considered to
increase the systems’ flexibility and reconfigurability.
In [3], a reconfigurable NoC infrastructure was devel-
oped to make the system interconnection more flexible.
This work aims to provide a reconfigurable interconnec-
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tion architecture for FPGA implementation. The work
presented in [4] introduced a reconfigurable mechanism
for NoC architectures to provide fault tolerance. The
uLBDR (Universal Logic-Based Distributed Routing)
is proposed as an efficient logic-based mechanism to
adapt to irregular topologies for 2D mesh networks.
The main advantage of this proposal is the flexibility
in routing communication information. However, it is
obvious that we need more hardware resources for im-
plementing the network routers. The work, presented
in [5], proposed a hybrid communication reconfig-
urable NoC architecture. By using special wrappers
surrounded the network routers, the network topology
can be modified to adapt the requirements of appli-
cations. In [6], Stuart et al. proposed ReNoC router
architecture with a special circuit switching wrapper
which is used to change the network topology. ReNoC
architecture uses an optimization algorithm with the
initial topology of the network to match the target
application. Therefore, this work must use application-
specific routing and needs an initial phase to configure
the topology before the system operates. In [7], ViChaR
architecture was proposed to flexibly store data flits
into buffers at INPORT modules. However, the area
overhead is a drawback of this proposal. In another
work [8], Lan et al. proposed a router architecture al-
lowing each communication channel to be dynamically
self-reconfigured to transmit data in either direction
in order to better utilize on-chip hardware resources
(therefore, enhance the performance of on-chip com-
munication). The disadvantage of this proposal is that
it leads to the complexity of routing algorithms. In all of
the above proposals, the reconfiguration administration
has been distributed at the network routers.
Related to the routing algorithm of reconfigurable
NoCs, in [3], Bobda et al. proposed a Surrounding XY
routing algorithm to surround obstacle components.
The DyNoC router has three operation modes: N-
XY (Normal XY routing), SH-XY (Surround Horizontal
XY routing) and SV-XY (Surround Vertical routing).
By combining deterministic and adaptive routing, Hu
and Marculescu [9] presented DyAD which is smart
routing to adapt network status. Manevich et al. [10]
used a centralized routing control module to change XY
routing or YX routing while the work in [4] introduced
a Logic Based Distributed Routing (LBDR) algorithm,
LBDR f ork+dr. This is an efficient routing to adapt to
irregular topologies of 2D mesh networks.
3 Proposed Reconfiguration Solution
and Routing Algorithms
Many NoC architectures have been developed by re-
search groups, at both academia and industry sectors.
However, the most dominant topologies used in those
NoC architectures are 2D mesh or 2D torus because
of their semiconductor implementation. In our work,
we focus on 2D mesh NoC architectures with source,
deterministic routing. The target NoC architecture has
been presented in [11].
(a) (b)
Figure 1. Update the routing path when the prohibited router
appears: at the middle of a straight segment of the routing path (a)
or at the corner of the routing path (b).
In 2D mesh NoC architectures, the static XY rout-
ing algorithms route communication data following
straight routing segments and routing corner [12]. A
routing corner appears when the routing path changes
the direction from X to Y. When there is a prohibited
router on the routing path, the communication data has
to be routed around the prohibited router. It means that
the related routers must be reconfigured to change the
routing path to avoid the prohibited router. In this situa-
tion, depending on the position of the prohibited router
and the destination router, the routing path should
be modified in different strategies in order to ensure
that the communication data will reach the destination
router with a minimum cost. By exploring 2D mesh
NoC architectures, we can divide the reconfiguration
strategy into 3 cases.
Case 1: The prohibited router appears at the mid-
dle of a straight segment of the routing path (see
Figure 1(a)). In this case, the routing path has to be
changed at the router before the prohibited router to
avoid the prohibited router. The main principle is that
the communication data are routed to the left or the
right routers instead of the prohibited router (the West-
First routing algorithm is preferred in our experiment).
Then the communication data will be forwarded by two
hops with the same direction as the old routing path
(normal routing path) before they are given back to the
old routing path. In this case, we need two more hops
in the new routing path (one to avoid the old routing
path and one to come back to the old routing path).
The router before the prohibited router must be recon-
figured to add and update the routing information for
five related hops (one hop needs to be updated, two
hope need to be added, and the middle one and the
last one can be kept). The old routing path is depicted
as dotted line and the new routing path (reconfigured
routing path) is depicted as continuous line.
Case 2: The prohibited router appears at the corner
of the routing path. The routing path is also changed to
avoid the prohibited router as depicted in Figure 1(b).
The dotted line describes the old routing path and
the continuous line describes the new (reconfigured)
routing path. However, in this case there are only three
routers affected by the reconfiguration to establish the
new routing path, even if the routing corner appears at
70 REV Journal on Electronics and Communications, Vol. 4, No. 3–4, July–December, 2014
Figure 2. Update the routing path when the prohibited router
appears just before or just after the corner of the routing path.
the corner of network architecture. The router placed
before the prohibited router must be reconfigured to
change the routing information for three hops in corre-
sponding to three related routers.
Case 3: The prohibited router appears just before or
just after the corner of the routing path. Figure 2(a)
illustrates the case that the prohibited router appears
before the corner of the routing path and Figure 2(b)
illustrates the case that the prohibited router appears
after the corner of the routing path. Similar to the two
cases above, the routing path is also changed to avoid
the prohibited router. However, in this case there are
four routers affected by the reconfiguration to establish
the new routing path. The West-First routing algorithm
is also preferred in changing the routing direction. The
router before the prohibited router has to be reconfig-
ured to change the routing information for four hops
(if the prohibited router appears before the corner of
the routing path) or five hops (if the prohibited router
appears after the corner of the routing path). In the
case 3a, one hop needs to be updated, one hop needs
to be added, and two last ones can be kept). In the
case 3b, one hop needs to be updated, two hops need to
be added, the middle one and the last one can be kept.
There is a special case, when the destination router is
prohibited (the destination router becomes the prohib-
ited router). The communication data cannot reach des-
tination and therefore should be deleted to decrease the
network load. This is also considered in our proposal.
With deterministic, source routing NoC architectures,
the routing information is stored in “Path-to-Target”
field of the header flit [11]. Therefore, to change the
routing path the network router should be able to
update/modify the routing information in “Path-to-
Target” field. That is why we have proposed a novel
router architecture for reconfigurable NoCs as pre-
sented in the next section.
4 Reconfigurable Router Architecture
In this work, we propose a novel architecture for the
network router used in reconfigurable Network-on-
Chips, as depicted in Figure 3. The proposed recon-
figurable network router is composed of five INPORT
modules, five OUTPUT modules, and a virtual Rout-
ing Modification (RM) port. Four INPORT/OUTPORT
pairs are connected to four neighbour routers and the
Figure 3. The proposed reconfigurable network router.
remaining pair (local INPORT/OUTPORT) is connected
to the nearest IP core. The virtual RM port is used for
reconfiguration purpose. These modules are connected
together through two signals matrix for two virtual
channels. The local INPORT has a signal vector to
indicate the status of OUTPORT modules, and the local
OUTPORT has four flag signals to inform the status of
INPORT modules.
There are two operation modes of the router: normal
mode and reconfig mode. In the normal mode, a data
packet is received at INPORT and will be sent to the
next router through the target OUTPORT for all flits
in the packet. In the reconfig mode, INPORT received
a header flit, but it cannot be sent to the selected
OUTPORT because the selected OUTPORT is blocked.
Therefore, the INPORT changes its operation mode,
then sends header flit to the RM port and waits for the
response from the RM port. At the RM port, the routing
information (“Part-to-Target” field) of the header flit
will be changed so that the header flit is sent to a new
OUTPORT, the RM port sends a command back to the
INPORT to control the sending of the body flits of the
packet (these flits will be routed to the new OUTPORT
instead of the previously selected OUTPORT).
The detail of the INPORT structure is shown in
Figure 4. This work supports communication with two
virtual channels (0 and 1), so that INPORT has sub-
blocks corresponding virtual channels: RouteVC0 &
RouteVC1, Sendacc0 & Sendacc1. The VC Demux sub-
block is used to receive flit and give routing information
at “Path-to-Target” field in the normal mode. When the
selected OUTPORT is blocked, the Prohibited Control
sub-block detects and sets the mode of INPORT into
the reconfig mode. When a cell is prohibited, this
sub-block receives a status flag from the LOCAL port
and then it prohibits the OUTPORT module which is
connected to it.
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Figure 4. Micro-architecture of INPORT modules.
The OUTPORT module has eight sub-blocks and
supports two virtual channels as described in Figure 5.
There are three pair sub-blocks supporting two virtual
channels: Arbiter0 & Arbiter1, Forward0 & Forward1,
and MuxVC0 & MuxVC1.
The VC-Mux sub-block is used to combine two vir-
tual channels and to send data to the next router.
At the Arbiter sub-blocks, we use the First In-First
Served (FIFS) mechanism when there are more than
one request from the INPORT modules. The OUTPORT
goes into the reconfig mode when it receives a request
from the RM port, and then the Prohibited Control sub-
block activates a flag to control other sub-blocks in the
reconfig mode. In the reconfig mode, the OUTPORT
receives header flit from the RM port and command
to forward other flits of the data packets. If the RM
port only sends the header flit, the response of the
OUTPORT is changed to INPORT which is indicated
from the RM port.
The architecture of the virtual RM port is shown in
Figure 6. In this virtual port, two sub-blocks, Receiver0
and Receiver1, are used to receive flits from INPORT
modules and two sub-blocks, Sender0 & Sender1, send
flits to OUTPORT modules for virtual channels 0 & 1,
respectively. The Controller sub-block is used to control
the sub-blocks in the RM port and receives request
from the INPORT modules. The process which is used
to change routing information in the “Path-to-Target”
field and selected new OUTPORT is implemented in
the Update sub-block. In the Update sub-block, we use
a small sub-block to check the status of the OUTPORT
modules in the router. The checking results are used
Figure 5. Micro-architecture of OUTPORT modules.
Figure 6. Architecture of the virtual Routing Modification (RM) port.
to select a possible OUTPORT to forward data into the
previous router in the new routing path. In this work,
the RM port is equivalent to a virtual port, it only use
one buffer for two virtual channels.
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Figure 7. Operation flowchart of INPORT.
5 Simulation and Experimental Results
The simulated platform was configured in 2D mesh
topology with 5× 5 network size. We use complement
communication pattern and source static XY routing
algorithm to generate data packets and inject into net-
work from stimulating IP cores [13]. When the RNoC
is simulated, we control it to change prohibited cell
(obtain IP core and router) and the network load is
injected into the network. After simulating the RNoC,
the evaluation is executed to compute the network
latency and the average throughput.
The operation of INPORT modules is shown in Fig-
ure 7 and the flowchart describes operation of OUT-
PORT in Figure 8.
The reconfig mode is started at INPORT and is
processed at the RM port in the router. When the
corresponding OUTPORT is blocked, the Prohibited
Controller sub-block release an active mode flag and
controls the other sub-block in the reconfig mode.
The header flit is forwarded to the RM port, after
INPORT waits until the RM port completely processes
the header flit. If the ‘mode frRM’ signal is not active,
INPORT will forward other flits of packet to a new
OUTPORT that is selected from the RM port.
At the OUTPORT module, the reconfig mode is
started when it is requested from the RM port, the
Prohibited Controller controls other sub-block of the
OUTPORT module. If ‘mode frRM’ is not active, the
OUTPORT interrupts response for the RM port and
then the RM port informs the INPORT to send the other
body flit of the packet.
The RM port is active when there are any requests
from the INPORT modules. The RM port receives data
flit similar OUTPORT mechanism and stores it into the
receiver buffer. Base on routing the current information
Figure 8. Operation flowchart of OUTPORT.
routing in “Path-to-Target” field, the ID of INPORT, and
the ID of the error OUTPORT, the Update sub-block
decides a new corresponding OUTPORT and modifies
routing information. After completing the process for
the header flit, the RM port sends the header flit to
OUTPORT and a command to INPORT to ask the
INPORT to go into the reconfig mode. In the normal
mode, the RM port is not used; the data packets will
be transferred from the INPORT through OUTPORT
modules.
To show the difference between the normal mode and
the reconfig mode of the proposed RNoC, we compare
the communication performance in terms of latency
and throughput of these modes with different positions
of the prohibited router. Figure 9 shows the relationship
between the network latency and the network load with
normal mode (Normal) and different reconfig modes
(Corner, BorderX, BorderY, and Inner). In the figure, the
latency of the normal mode is lowest and the latency of
the reconfig mode in which the Inner router is prohib-
ited (see Figure 1(a) for router location) is highest. In
fact, when the Inner router is prohibited, four directions
will be blocked. As a result, many packets are blocked
in routing paths; thus, there are many routing paths
which are reconfigured. When the prohibited router is
placed at the Corner or the Border, the network latency
is less than in the Inner cases.
The communication throughput corresponding to the
network load is presented in Figure 10. We can see that
when the network load is small enough, the throughput
in the reconfig mode is similar to the throughput in
the normal mode. When a prohibited router is located
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Figure 9. The network latency in corresponding with the network
load.
Figure 10. The network throughput in corresponding with the
network load.
at the network boundary, the throughput is slightly
reduced. In the worst case, the throughput saturates at
0.16 flit/IPcore/clk when network load is equal to 30%.
The obtained simulation results have also been com-
pared to the previous works as depicted in Figure 11.
From this comparison, we can see that the ViChar
proposal [7] has a better communication throughput.
However, the implementation of this solution is more
expensive than that of our proposal in terms of area
overhead; each router needs 40 or 80 flits buffering for
ViChar-8 or ViChar-16, respectively. In addition, they
use 4 virtual channels for each physical communication
channel. The Reduced BiNoC [8] has a lowest commu-
nication throughput even the total buffer size is the
biggest. Our proposal has a high throughput when the
prohibited router is placed at the corner of the network.
In the worst case, the prohibited router is an inner
router, the achieved throughput is nearly the same as
ViChar-8/ViChar-16 when the network load is less than
Figure 11. Throughput comparison with the previous works.
Table I
Communication Resource for Each Router (RNoC, ViChar, and
BiNoC)
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The RM port is active when there are any requests from
INPORT modules. The RM port receives data flit similar
OUTPORT mechanism and stores it into receiver buffer. Base
on routing the current information routing in “Path-to-Target”
field, the ID of INPORT, and the ID of the error OUTPORT,
the Update sub-block decides a new corresponding OUTPORT
and modifies routing information. After completing the process
for header flit, RM port sends the header flit to OUTPORT and
a command to INPORT to ask the INPORT to go into reconfig
mode. In the normal mode, the RM port is not used; the data
packets will be transferred from INPORT through OUTPORT
modules.
To show the difference between normal mode and reconfig
mode of the proposed RNoC, we compare the communication
performance in terms of latency and throughput of these modes
with different positions of prohibited router. Figure 9 shows
the relationship between the network latency and the network
load with normal mode (Normal) and different reconfig modes
(Corner, BorderX, BorderY, and Inner). In the figure, the
latency of normal mode is lowest and the latency of reconfig
mode in which the Inner router is prohibited (see Figure 1(a)
for router location) is highest. In fact, when the Inner router is
prohibited, four directions will be blocked. As a result, many
packets are blocked in routing paths; thus there are many
routing paths which are reconfigured. When the prohibited
router is placed at the Corner or the Border, the network
latency is less than in the In e case .
The communication throughput in corresponding with the
network load is resented in Figure 10. We can see that
when the network load is small enough, the throughput in
reconfig mode is similar to the throughput of normal mode.
When a prohibited router is located at the network boundary,
the throughput is slightly reduced. In the worst case, the
throughput saturates at 0.16flit/IPcore/clk when network load
is equal to 30%.
The obtained simulation results have been also compared
with the previous works as depicted in Figure 11. From this
comparison, we can see that the ViChar proposal [7] has a bet-
ter communication throughput. However, the implementation
of this solution is more expensive than our proposal in te ms
of area overhead, each router needs 40 or 80 flits buffering for
ViChar-8 or ViChar-16, respectively. In addition, they use 4
virtual channels for each physical communication channel. The
Reduced BiNoC [8] has a lowest communication throughput
even the total buffer size is the biggest. Our proposal has a
high throughput when the prohibited router is placed at the
corner of the network. In the worst case, the prohibited router
is an inner router, the achieved throughput is nearly the same as
ViChar-8/ViChar-16 when the network load is less than 20%
and acceptable when the network load is greater than 20%.
The details of each architecture has been reported in Table I.
VI. CONCLUSIONS
We have presented the routing method and the design of
a reconfigurable router which can be used for implementing
a reconfigurable Network-on-Chip (RNoC). The design has
been modeled at high-level using SystemC. By adding a
TABLE I. COMMUNICATION RESOURCE FOR EACH ROUTER (RNOC,
VICHAR, AND BINOC)
Architectures our BiNoC Re. BiNoC ViChar-8 ViChar-16
RNoC [8] [8] [7] [7]
Total # buffers 6 10 5 5 5
Buffer/Direction 1 2 1 1 1
Each buffer size 2 flits 16 flits 32 flits 8 flits 16 flits
Total buffer size 12 flits 160 flits 160 flits 40 flits 80 flits
Crossbar 2(6×6) 10×10 5×5 5×5 5×5
Ports 5+1 10 5 5 5
Virtual channels 2 2 1 4 4
virtual Routing Modification port (RM port) into the router
architecture, the network router is able to route communication
data flexibly whenever the target routing path is blocked
to meet the requirements of reconfiguration or to adapt the
working situation caused by unwanted defects. The proposed
architecture has been simulated and verified within 2D mesh
5 × 5 network platform. In this verification platform, the
static XY routing algorithm has been used in the normal
communication mode while the West-First algorithm and a
proposed prohibited router surrounding technique have been
applied in the reconfig mode. The experimental results show
that our proposed solution provide a better communication
performance in terms of throughput and latency with a smaller
hardware resource.
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